Abstract -We report on MOSFETs fabricated on Ge-doped β-Ga
I. INTRODUCTION

I
NTEREST in β-Ga 2 O 3 devices for future high-power, high-voltage applications has recently increased owing to the material's ultra-wide bandgap of 4.7 to 4.9 eV [1] - [3] , the emergence of native substrates grown by several melt growth techniques [4] , [5] , and the development of doping control for several important dopant species. Additionally, metal-oxide-semiconductor field effect transistors (MOSFETs) on homoepitaxial material have been developed with excellent transistor operation and promising high breakdown voltages [6] - [9] . To date, Sn 4+ and Si 4+ have been incorporated using ion implantation [7] or during growth using either molecular beam epitaxy (MBE) [6] or metal-organic vapour phase epitaxy (MOVPE) [8] to create conducting n-type MOSFET channels.
Although not yet explored, Ge 4+ has also been identified as a promising n-type dopant with a comparable atomic radius to Sn 4+ and a better match than Si 4+ with the Ga 3+ cationic sight in both 4-and 6-fold coordination [10] . Furthermore, the formation energy of Ge 4+ was shown to be comparable to Sn 4+ ; however, like Si 4+ and unlike Sn 4+ , models showed a preference for substitution of Ge into tetrahedral Gallium sites (i.e. 4-fold coordination) [11] . Potential advantages in crystal uniformity for Ge 4+ as a dopant thus warrant further investigation. Here, we present electrical data on MOSFETs fabricated on Ge-doped β-Ga 2 O 3 homoepitaxial material grown by MBE. Carrier data is also presented through Hall effect and capacitance-voltage measurements. The data is summarized along with previously reported data for Sn-and Si-doped β-Ga 2 O 3 MOSFETs.
II. MATERIAL AND DEVICE METHODS
Our MOSFET process flow is shown schematically in Fig. 1 . The Ge-doped homoepitaxial β-Ga 2 O 3 channel was grown by MBE to a target thickness of 200 nm using a Germanium cell temperature of 580°C on commercially available (010) Fe-doped semi-insulating substrates [12] . After visual inspection and stepper lithography, source and drain ohmic contacts were formed by electron beam evaporation of a Ti/Al/Ni/Au metal stack. Mesa isolation of active regions was performed using a BCl 3 inductively coupled plasma (ICP) dry etch followed by a 470°C 60-second ohmic anneal in N 2 ambient as in [6] . A 20 nm thick Al 2 O 3 gate dielectric was deposited by thermal atomic layer deposition (ALD) at 250°C with no surface pre-treatment after the ohmic anneal. A CF 4 reactive ion etch (RIE) was used to clear the ohmic pad regions of the gate dielectric; then, interconnects and 2-μm long gates were patterned and deposited simultaneously using evaporated 20/480 nm Ti/Au. A Keysight B1505a power device analyzer equipped with source measurement units and a multi-frequency capacitance measurement unit was used for electrical testing on MOSFETs with dimensions presented in Fig. 1 and for C-V testing on lateral MOSCAP structures with varying diameters. Room temperature and temperature dependent Hall measurements were conducted on van der Pauw (VDP) structures following device fabrication and test. An AMCAD Bilt system was used for pulsed-IV. Temperature dependent DC and pulsed-IV measurements were conducted on a Cascade Microtech Summit 12000 series probe station with a thermal chuck housed inside a microchamber enclosure with a slight nitrogen overpressure. The device was allowed to sit for >30 min on the base plate at the desired temperature before each successive test.
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III. RESULTS AND DOPANT SUMMARY
The MOSFETs, as shown in Fig. 1(b) , have a two finger layout with total gate width, W G = 100 μm, a gate length, L G = 2 μm, an 8 μm source-drain (S-D) spacing, and a 0.5 μm gate-source (G-S) spacing. Electrical characteristics of a representative device showing on-off current ratio, I ON /I OFF > 10 8 , and maximum drain current, I Dmax > 75mA/mm, at V GS = 0 V are presented in Figs. 2 and 3 . The devices showed low gate dispersion as observed from the hysteresis between forward and reverse sweeps in Fig. 2 indicating a low number of surface traps at the Al 2 O 3 -Ga 2 O 3 interface. Fig. 3(a) includes a family of curves at high temperature showing stable operation with only a slight difference in maximum current. Fig. 3(b) shows transfer characteristics over temperature and Fig. 3(c) summarizes the I ON /I OFF and subthreshold swing (SS) over the same temperature range. The transistor off current increases exponentially with temperature with a corresponding increase in SS. In Fig. 3(d) , we present a 0.004% duty cycle, 400 ns drain pulse (10 ms period) pulsed-IV measurement at V GS = 0 V to demonstrate transistor operation in the absence of selfheating [13] . A slight increase in drain current occurs with temperature until 200°C with maximum pulsed current density approaching the maximum DC value shown in Fig. 3(a) . The observation of increasing drain current with temperature in Figs. 3(a) and (c) indicates a complex dynamic relationship between carrier activation/emission from traps and mobility degradation both of which can be induced by self-heating and ambient temperature. Further investigation is required to better understand these processes for Ge and other dopant species. The sheet resistance, R SH was 10.58 kOhm/square and the average carrier mobility, μ eff , was 111.0 cm 2 /(V·s) as determined by post-process room temperature Hall effect measurements on VDP structures nearest this device. High mobility was generally observed across the whole 10 mm × 10 mm sample with μ eff = 103.4±9.8 cm 2 /(V·s) as measured from 12 VDP sites. Fig. 4 shows temperature dependent Hall effect measurements of the carrier concentration and mobility using VDP structures. A Hall factor of one was assumed when calculating the Hall carrier density and Hall mobility. Fitting of the carrier concentration versus temperature with the charge neutrality equation for a single compensated donor [14] yields a donor energy of 17.5 meV, a donor concentration of 6.1 × 10 17 cm −3 , and a compensation ratio of N a /N d = 0.61. An effective mass of 0.3 m e [3] , [15] , [16] was used for the calculation. The donor energy determined for Ge is comparable to estimates for Sn and Si [6] , [17] .
Measurements from lateral C-V structures ( Fig. 5(a) ) were used to estimate the channel carrier concentration, 3.9 × 10 17 cm −3 < N d < 4.36 × 10 17 cm −3 , and the flat-band voltage, 2.19 V< V FB < 4.5 V, using the slope and intercept of the linear region of 1/C 2 -V curves, respectively, as shown in Fig. 5(b) . There is a slight mismatch with the carrier concentration calculated from Hall effect measurements (i.e. 2.9 × 10 17 cm −3 ) because the method ignores depletion at the gate oxide and substrate interfaces and assumes a thickness of 200 nm and because the Hall factor was assumed to be one. The depletion effects can be observed in the inset of Fig. 5 at both the substrate and surface interfaces. Unlike the mobility, To avoid a high power surge, the measurement was conducted by forcing drain current in 100 pA steps to a maximum of 100 nA. a larger variation in carrier concentration was observed across the sample; however, uniformity should improve as the MBE growth method matures. [19] . While it is clear that mobility values for Sn and Si can be improved, this result warrants further study.
In Fig. 6 , a breakdown voltage, VBK, of 479 V at V GS = −20 V is demonstrated for the Ge-doped channel device before the gate dielectric catastrophically failed. The achieved VBK is comparable to other Si and Sn-doped β-Ga 2 O 3 MOSFETs with similar lateral dimensions as shown in Table I .
IV. CONCLUSION
Our electrical results for Ge-doped β-Ga 2 O 3 MOSFETs mirror performance of Sn-and Si-doped β-Ga 2 O 3 MOSFETs for current density, on/off ratio, and blocking voltage. Hall effect measurements indicate a higher mobility, 111 cm 2 /(V·s), than previously reported for Sn or Si doped β-Ga 2 O 3 . The results warrant further investigation into Ge as an n-type dopant for future β-Ga 2 O 3 MOSFETs with some possibility of maintaining higher mobility with high carrier concentrations.
